Techniques for efficient error correction code implementation in a system
AssigneeSilverback Systems, Inc.
InventorsDror Har-Chen, Phil Leichty, Ariel Cohen, Oran Uzrad-Nali
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilverback Systems, Inc.
InventorsDror Har-Chen, Phil Leichty, Ariel Cohen, Oran Uzrad-Nali
Estimating the term…
A memory system with folding error correction. The memory comprises a first memory bank and a second memory bank. A means for generating error correction code for data to be written to said memory system is provided. A means for writing said received data to a location in said first memory bank corresponding to a received address of said received data is provided. Further, a means for generating an error correction code write address in said second memory bank based on said received address. Still further, a means for writing said error correction code to said error correction code write address is provided.
A memory system with folding error correction, the memory comprising:
A memory system with folding error correction, the memory comprising:
A memory controller with folding error correction, the controller comprising:
A memory controller with folding error correction, the memory controller comprising:
A method for placing an error correction code respective of a data received by a memory controller with folding error correction, the method comprising the steps of:
A method for retrieving data and its respective error correction code of a read address received by a memory controller with folding error correction, the method comprising the steps of:
A method for placing an error correction code respective of a data received by a memory controller with folding error correction, the method comprising the steps of:
A method for retrieving data and its respective error correction code of a read address received by a memory controller with folding error correction, the method comprising the steps of:
Dependencies are inferred from the claim text.