Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry
AssigneeMicron Technology, Inc.
InventorsRobert Patraw, M. Roberts, Keith Cook
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsRobert Patraw, M. Roberts, Keith Cook
Estimating the term…
First and second isolation trenches are formed into semiconductive material of a semiconductor substrate. The first isolation trench has a narrowest outermost cross sectional dimension which is less than that of the second isolation trench. An insulative layer is deposited to within the first and second isolation trenches effective to fill remaining volume of the first isolation trench within the semiconductive material but not that of the second isolation trench within the semiconductive material. The insulative layer comprises silicon dioxide deposited from flowing TEOS to the first and second isolation trenches. A spin-on-dielectric is deposited over the silicon dioxide deposited from flowing the TEOS within the second isolation trench within the semiconductive material, but not within the first isolation trench within the semiconductive material. The spin-on-dielectric is deposited effective to fill remaining volume of the second isolation trench within the semiconductive material. The spin-on-dielectric is densified within the second isolation trench.
A method of forming trench isolation in the fabrication of integrated circuitry, comprising:
A method of forming trench isolation in the fabrication of integrated circuitry, comprising:
A method of forming trench isolation in the fabrication of integrated circuitry, comprising:
A method of forming trench isolation in the fabrication of integrated circuitry, comprising:
A method of forming integrated circuitry, comprising:
Dependencies are inferred from the claim text.