Guard wafer for semiconductor structure fabrication
AssigneeInternational Business Machines Corporation
InventorsScott Hargash, Pavel Smetana
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsScott Hargash, Pavel Smetana
Estimating the term…
An apparatus (and method for operating the same) which allows tightly coupling the device wafer to the electrostatic chuck of the process chamber after the process chamber is conditioned. The method comprises (a) providing (i) a process chamber and (ii) an electrostatic chuck in the process chamber; (b) placing a guard wafer on the electrostatic chuck via a top surface of the electrostatic chuck; and (c) forming a particle restraining layer on essentially all surfaces that are exposed to the ambient inside the process chamber, wherein the particle restraining layer has a thickness in a first direction of at least 500 Å, wherein the first direction is essentially perpendicular to an interfacing surface between the particle restraining layer and an inner surface of the process chamber, and wherein the guard wafer comprises a material selected from the group consisting of a metal and a semiconductor oxide.
An apparatus, comprising:
An apparatus operation method, comprising:
Dependencies are inferred from the claim text.