CMOS image sensor having test pattern therein and method for manufacturing the same
AssigneeMagnaChip Semiconductor, Ltd.
InventorWon-Ho Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeMagnaChip Semiconductor, Ltd.
InventorWon-Ho Lee
Estimating the term…
The method for manufacturing a test pattern for use in a CMOS image sensor is employed to measure a sheet resistivity of each ion implantation region, respectively. The method includes steps of: forming an FOX area on a semiconductor substrate so as to define an active area; forming a first blocking pad on the semiconductor substrate being overlapped partially the active area and the FOX area, wherein the first blocking pad has a pair of blocking pads separated by a predetermined distance from each other; carrying out a first ion implantation process by using the first blocking pad as a mask, thereby forming a first ion implantation region; forming a second blocking pad between the pair of blocking pads; carrying out a second ion implantation process by using the first and the second blocking pads as the mask, thereby forming a second ion implantation region; and forming a first and a second test pad which are electrically connected to contacts for measuring a sheet resistivity of the first and second ion implantation regions, respectively.
A test pattern for testing an active area of a unit pixel for use in a complementary metal oxide semiconductor (CMOS) image sensor, comprising:
A CMOS image sensor having a test pattern for testing an active area of a unit pixel, said the test pattern comprising:
Dependencies are inferred from the claim text.