Poly open polish process
AssigneeIntel Corporation
InventorsMatthew Prince, Francis Tambwe, Chris Barns
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsMatthew Prince, Francis Tambwe, Chris Barns
Estimating the term…
A method of fabricating microelectronic structure using at least two material removal steps, such as for in a poly open polish process, is disclosed. In one embodiment, the first removal step may be chemical mechanical polishing (CMP) step utilizing a slurry with high selectivity to an interlevel dielectric layer used relative to an etch stop layer abutting a transistor gate. This allows the first CMP step to stop after contacting the etch stop layer, which results in substantially uniform “within die”, “within wafer”, and “wafer to wafer” topography. The removal step may expose a temporary component, such as a polysilicon gate within the transistor gate structure. Once the polysilicon gate is exposed other processes may be employed to produce a transistor gate having desired properties.
A method comprising:
A method of fabricating a microelectronic structure, comprising:
A method of fabricating a microelectronic structure, comprising:
A method of fabricating a microelectronic structure, comprising:
Dependencies are inferred from the claim text.