Novel transmission lines for CMOS integrated circuits
AssigneeMicron Technology, Inc.
InventorsLeonard Forbes, Eugene Cloud, Kie Ahn
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsLeonard Forbes, Eugene Cloud, Kie Ahn
Estimating the term…
Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques. One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.
A transmission circuit, comprising:
An integrated circuit transmission line, comprising:
An integrated circuit transmission line, comprising:
A memory device, comprising:
Dependencies are inferred from the claim text.