Packet error rate estimation in a communication system
AssigneeAlcatel-Lucent USA Inc.
InventorsQi Bi, Dongzhe Cui, Qinqing Zhang
Life of this patent
Estimating the term…
Abstract
Data communication includes an estimate of packet error rate that is useful, for example, when there is insufficient data transmission to provide a direct measurement of packet error rate. At least one pilot channel output provides a basis to determine an estimated packet error rate. One example includes using a pilot channel ratio of an energy-per-chip to a noise spectrum density. Another example includes using a pilot symbol error rate from the pilot channel as the basis for determining the traffic channel packet error rate.
Claims31
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
(cancel)
An apparatus comprising:
- an exponent extractor that extracts an exponent component from a number,
- a mantissa extractor that extracts a mantissa component from the number,
- a first lookup table used to convert the exponent component from a first domain to a sec domain;
- a second lookup table used to convert the mantissa component from the first domain to the second don;
- and
- an adder that combines the exponent component and the mantissa component in the second domain.
An apparatus comprising:
- an exponent extractor that extracts an exponent component from a number;
- a mantissa extractor that extracts a mantissa component from the number;
- a first lookup table used to convert the exponent component from a first domain to a second domain;
- a second lookup table used to convert the mantissa component from the first domain to the second domain;
- and
- an adder that combines the exponent component and the mantissa component in the second domain,
- further comprising a shifter that truncates the combination of the exponent component and the mantissa component in the second domain.
(cancel)
An apparatus comprising:
- memory that stores a subset of a total number mantissa values as entries in a mantissa table:
- and
- address manipulation logic that generates a mantissa value not included in the subset by performing an operation on input and selecting, one of the entries based on a result of the operation,
- the address manipulation logic generating the mantissa value not included in the subset by performing a shifting operation on input and selecting one of the entries based on the shifted input.
An apparatus comprising:
- memory that stores a subset of a total number mantissa values as entries in a mantissa table;
- and
- address manipulation logic that generates a mantissa value not included in the subset by performing an operation on input and selecting one of the entries based on a result of the operation,
- the address manipulation logic generating the mantissa value not included in the subset by interpolating and then selecting one of the entries based on the interpolation.
Dependencies are inferred from the claim text.