Multiple doping level bipolar junctions transistors and method for forming
AssigneeAgere Systems Inc.
InventorsDaniel Kerr, Michael Carroll, Amal Hamad, Thiet Lai, Roger Key
Life of this patent
Estimating the term…
Loading patent…
AssigneeAgere Systems Inc.
InventorsDaniel Kerr, Michael Carroll, Amal Hamad, Thiet Lai, Roger Key
Estimating the term…
A process for forming bipolar junction transistors having a plurality of different collector doping densities on a semiconductor substrate and an integrated circuit comprising bipolar junction transistors having a plurality of different collector doping densities. A first group of the transistors are formed during formation of a triple well for use in providing triple well isolation for complementary metal oxide semiconductor field effect transistors also formed on the semiconductor substrate. Additional bipolar junction transistors with different collector doping densities are formed during a second doping step after forming a gate stack for the field effect transistors. Implant doping through bipolar transistor emitter windows forms bipolar transistors having different doping densities than the previously formed bipolar transistors. According to one embodiment of the present invention, bipolar junction transistors having six different collector dopant densities (and thus six different breakdown characteristics) are formed.
A process for forming a bipolar junction transistor in a semiconductor substrate, the process comprising:
A process for forming a bipolar junction transistor in a semiconductor substrate, the process comprising:
A process for forming a bipolar junction transistor in a semiconductor substrate, the process comprising:
A process for forming bipolar junction transistors in a semiconductor substrate, the process comprising:
A process for forming bipolar junction transistors in a semiconductor substrate further comprising a metal oxide semiconductor field effect transistor, the process comprising:
A process for forming bipolar junction transistors in a semiconductor substrate further comprising complimentary metal oxide semiconductor field effect transistors, the process comprising:
A semiconductor integrated circuit comprising a plurality of bipolar junction transistors disposed in a semiconductor substrate, the integrated circuit comprising:
A semiconductor integrated circuit comprising a bipolar junction transistor and a metal oxide semiconductor field effect transistor disposed in a semiconductor substrate, the integrated circuit comprising:
A semiconductor integrated circuit comprising a plurality of bipolar junction transistors disposed in a semiconductor substrate, the integrated circuit comprising:
A semiconductor integrated circuit comprising a plurality of bipolar junction transistors disposed in a semiconductor substrate, the integrated circuit comprising:
A semiconductor integrated circuit comprising a plurality of bipolar junction transistors disposed in a semiconductor substrate, the integrated circuit comprising:
Dependencies are inferred from the claim text.