Integrated circuit with shared hotsocket architecture
AssigneeAltera Corporation
InventorToan Do
Life of this patent
Estimating the term…
Abstract
Integrated circuits such as programmable logic devices are provided with hotsocket detection circuitry. The hotsocket detection circuitry monitors signals on data pins and power supply voltages. If the data pins become active before the power supply voltages have reached appropriate levels, a hotsocket condition is identified. When a hotsocket condition is identified, driver circuitry on the integrated circuit can be disabled by a hotsocket signal. Conductive paths may be used to share hotsocket detectors among multiple blocks of input-output circuitry.
Claims20
An integrated circuit comprising:
- a plurality of input-output circuit blocks each having a first hotsocket detector that detects hotsocket conditions based on data pin signals and power supply signals;
- a second hotsocket detector that detects hotsocket conditions based on power supply signals;
- and
- a conductive path that spans the plurality of input-output circuit blocks and that distributes hotsocket output signals from the second hotsocket detector to each of the input-output circuit blocks.
An integrated circuit comprising:
- core circuitry powered by a core power supply voltage;
- a plurality of data pins;
- and
- input-output circuitry powered by an input-output power supply voltage that is larger than the core power supply voltage, wherein:
- the input-output circuitry includes a first hotsocket detector that receives as inputs the core power supply voltage and the input-output power supply voltage and that produces a corresponding first hotsocket detector output signal;
- there are a plurality of blocks of input-output circuitry in the input-output circuitry each of which has driver circuitry coupled between a respective one of the data pins and the core circuitry, each of which has a second hotsocket detector, and each of which has logic circuitry;
- each of the second hotsocket detectors receives signals from a respective one of the data pins and the input-output power supply voltage and generates a corresponding second hotsocket detector output signal;
- and
- the logic circuitry of each block of input-output circuitry has a first input and a second input and an output;
- the first input of the logic circuitry of each block receives the second hotsocket detector output signal from the second hotsocket detector in that block of input-output circuitry;
- and
- the input-output circuitry includes at least one conductive path that conveys the first hotsocket detector output signal from the first hotsocket detector to the second input of the logic circuitry of each block of input-output circuitry.
An integrated circuit comprising:
- core circuitry powered at a core power supply voltage;
- a plurality of banks of input-output circuitry, each bank of input-output circuitry being powered by a separate input-output power supply voltage that is greater than the core power supply voltage;
- a plurality of data pins;
- a plurality of input drivers in each of the plurality of banks of input output circuitry, each of which is coupled to a respective one of the data pins;
- a plurality of logic circuits in each bank each having a first input, a second input, and an output;
- a conductive path in each of the banks of input-output circuitry, wherein in each bank, the conductive path in that bank is electrically coupled to the first input of each of the logic circuits in that bank;
- a first hotsocket detector circuit in each of the banks that provides a first hotsocket detector output signal to the conductive path in that bank;
- and
- a plurality of second hotsocket detector circuits in each of the banks that each produce a second hotsocket detector output signal that is provided to a respective one of the second inputs, wherein the output of each of the plurality of logic circuits in each bank selectively disables a respective one of the plurality of input drivers in that bank when hotsocket conditions are detected.
Dependencies are inferred from the claim text.