Memory module, memory system, and information device
AssigneeRenesas Technology Corp.
InventorsSeiji Miura, Kazushige Ayukawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorsSeiji Miura, Kazushige Ayukawa
Estimating the term…
A memory system including large-capacity ROM and RAM in which high-speed reading and writing are enabled is provided. A memory system including a non-volatile memory (CHIP1), DRAM (CHIP3), a control circuit (CHIP2) and an information processing device (CHIP4) is configured. Data in FLASH is transferred to SRAM or DRAM in advance to speed up. Data transfer between the non-volatile memory (FLASH) and DRAM (CHIP3) can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. As data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction, the performance and the function of a mobile device can be enhanced.
A memory module including a non-volatile memory, a dynamic random access memory, a static random access memory and a control circuit that accesses the non-volatile memory, the dynamic random access memory and the static random access memory, comprising:
(canceled)
19-20. (canceled)
22-23. (canceled)
(canceled)
29-78. (canceled)
Dependencies are inferred from the claim text.