Output overvoltage protection circuit for power amplifier
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsKazuya Yamamoto, Teruyuki Shimura, Tomoyuki Asada, Satoshi Suzuki
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsKazuya Yamamoto, Teruyuki Shimura, Tomoyuki Asada, Satoshi Suzuki
Estimating the term…
Disclosed is an output overvoltage protection circuit for a power amplifier having a plurality of stages, which comprises a monitor circuit for monitoring an output overvoltage of an output transistor in the final stage of the power amplifier and allowing a current to flow therethrough in response to the monitored output overvoltage, and a current mirror circuit for supplying a current proportional to the current from the monitor circuit in such a manner that the base bias of the first-stage transistor of the power amplifier is reduced in response to the current supplied from the current mirror circuit, to reduce the output of the final-stage output transistor.
An output overvoltage protection circuit for a power amplifier having a plurality of stages, comprising:
Dependencies are inferred from the claim text.