Method of adaptive read cache pre-fetching to increase host read throughput
AssigneeHewlett-Packard Development Company, L.P.
InventorsBrian S. Bearden, David K. Umberger, Guillermo Navarro
Life of this patent
Estimating the term…
Abstract
Exemplary systems, methods, and devices employ receiving an operational parameter characteristic of a storage device, and adapting a read cache pre-fetch depth based in part on the operational parameter. An exemplary device includes a read cache memory and a read cache pre-fetch adaptation module operable to generate an operational parameter and vary read cache pre-fetch depth in response to the operational parameter.
Claims36
A processor-readable medium comprising processor-executable instructions configured for executing a method comprising:
- receiving one or more operational parameters characteristic of a storage device;
- and
- adapting a read cache pre-fetch depth based at least in part on the one or more parameters.
A method comprising:
- generating an operational parameter characteristic of a data storage device having a read cache;
- and
- adapting a read cache pre-fetch depth in response to a variation in the operational parameter.
A storage device comprising:
- a mass storage medium;
- a read cache memory in operable communication with the mass storage medium;
- an input/output module operable to receive read requests;
- and
- a read cache pre-fetch adaptation module operable to vary a read cache pre-fetch depth in response to one or more operational parameters characteristic of the storage device.
A storage device comprising:
- a mass storage media;
- a read cache in operable communication with the mass storage media, wherein pre-fetched data from the mass storage media may be stored in the read cache;
- an input/output module operable to receive a read request;
- and
- means for adapting a read cache pre-fetch depth in response to one or more operational parameters characteristic of the storage device.
A processor-readable medium having stored thereon a data structure for mapping address ranges to storage device component latencies, the data structure comprising:
- a disk identifier field identifying a disk having a characteristic latency;
- an address range field identifying an address range corresponding to the disk identified by the disk identifier;
- and
- a latency field having a latency value representing the characteristic latency, such that a read cache pre-fetch depth used in a pre-fetch operation to fetch data in the address range may be adjusted according to the latency value.
A processor-readable medium having stored thereon a data structure for mapping address ranges to storage device group latencies, the data structure comprising:
- a disk group identifier field identifying a disk group having a characteristic latency;
- an address range field identifying an address range corresponding to the disk group identified by the disk group identifier;
- one or more disk identifier fields identifying disk drives in the disk group;
- and
- a latency field having a latency value representing the characteristic latency, such that a read cache pre-fetch depth used in a pre-fetch operation to fetch data in the address range may be adjusted according to the latency value.
Dependencies are inferred from the claim text.