Back to results
US 2004/0202173 A1Published application
Utopia level interface in ATM multiplexing/demultiplexing assembly
OwnerChang Bae Yooninventor
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
OwnerChang Bae Yooninventor
Estimating the term…
There is provided a UTOPIA level interface in an ATM multiplexing/demultiplexing assembly, in which a multiplexer supporting UTOPIA level 2 and a processor supporting UTOPIA level 1 in the ATM multiplexing/demultiplexing assembly of the BIS are constructed of a single electrically programmable logic device (EPLD) to realize high-speed information exchange and simplify the configuration of the assembly. The ATM multiplexing/demultiplexing assembly includes the multiplexer for supporting the UTOPIA level 2 and executing an ATM layer function and the processor for performing the ATM layer function and supporting the UTOPIA level 1. The UTOPIA level interface comprises a UTOPIA interface controller for carrying out an ATM physical layer function to interface the layers of the multiplexer and the processor with each other and for performing level interface between the UTOPIA level 1 and UTOPIA level 2 to provide a 16-bit data path.
A UTOPIA level interface in an ATM multiplexing/demultiplexing assembly in a base transceiver station interface subsystem in an IMT-2000 radio network controller, the ATM multiplexing/demultiplexing assembly including a UTOPIA level 2 execution unit (multiplexer) for supporting UTOPIA level 2 and executing an ATM layer function and a UTOPIA level 1 execution unit (processor) for performing the ATM layer function and supporting UTOPIA level 1, the UTOPIA level interface comprising a UTOPIA interface controller for carrying out an ATM physical layer function to interface the layers of the multiplexer and the processor with each other and for performing level interface between the UTOPIA level 1 and UTOPIA level 2 to provide a 16-bit data path.
Dependencies are inferred from the claim text.