Apparatus for reducing dc offset in a receiver
AssigneeFreescale Semiconductor, Inc.
InventorsNadim Khlat, Francois Dorel
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsNadim Khlat, Francois Dorel
Estimating the term…
Apparatus for reducing DC offset in a signal path of a conversion system comprising a front end circuit for providing an input signal having an a DC offset; an amplifier system coupled to the front end circuit to receive and amplify the input signal; a multi-bit sigma delta modulator for receiving the input signal from the amplifier system and providing a first bit quantizer; a DC adapt circuit coupled to the sigma delta modulator for receiving the first bit quantizer from the sigma delta modulator and for providing an operation to reduce DC offset; a digital to analog converter (DAC) coupled to the digital DC adapt circuit to provide an analog signal representative of the DC offset correction to the input of the amplifier system, wherein the digital DC adapt circuit and the DAC form a feedback path originating at the first bit of the multi bit sigma delta modulator to the input of the amplifier system.
Apparatus (50) for reducing a DC offset in a signal path of a conversion system comprising:
The apparatus (50) as claimed in any preceding claim wherein the DC adapt circuit (62) comprises an accumulator (80) to filter noise generated from the sigma delta modulator (60) and to perform integration.
The apparatus (50) as claimed in any preceding claim wherein said amplifier system (56) comprises an amplifier (56) having automatic gain control and an active low pass filter.
A method for reducing a DC offset in a signal path of a conversion system comprising the steps of:
Dependencies are inferred from the claim text.