Semiconductor manufacturing method using two-stage annealing
AssigneeKabushiki Kaisha Toshiba
InventorsTakayuki Ito, Kyoichi Suguro
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTakayuki Ito, Kyoichi Suguro
Estimating the term…
A method of semiconductor device manufacture provided includes forming a gate insulating layer upon a single crystal semiconductor substrate, forming a gate electrode made from a polycrystal conductive film upon the gate insulating layer, implanting impurity in the gate electrode and in the surface layer of the semiconductor substrate adjacent to or separate from the gate electrode, performing a first heat treatment, and performing a second heat treatment. The first heat treatment performs heat treatment at a temperature that diffuses the impurity implanted mainly in the gate electrode and controls the diffusion of the impurity implanted in the surface layer of the semiconductor substrate. The second heat treatment performs heat treatment at a higher temperature and for a shorter time than the first heat treatment, and at a temperature that activates the impurity implanted in the semiconductor substrate.
A method of manufacturing a semiconductor device, comprising:
An annealing apparatus, comprising:
Dependencies are inferred from the claim text.