An automatic intelligent yield improving and process parameter multivariate system and the anaysis method thereof
AssigneePowerchip Semiconductor Corp.
InventorsHung-En Tai, Sheng-Jen Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneePowerchip Semiconductor Corp.
InventorsHung-En Tai, Sheng-Jen Wang
Estimating the term…
An automatic intelligent yield improving and process parameter multivariate analysis system and the analysis method thereof. The system is applied to a computer to set up analysis procedures for analyzing process parameters obtained from each measuring machine in semiconductor testing process by utilizing data mining technology. The system includes a plurality of semiconductor processing nodes having different functions. The system links each of the semiconductor processing node to another semiconductor processing node by a logic means so that the computer can process the semiconductor processing nodes sequentially. The system also links the semiconductor processing nodes by a data connection means to allow microprocessors to load necessary parameter data or wafer lot numbers from corresponding semiconductor processing nodes by a data connection means.
An automatic intelligent yield improving and process parameter multivariate analysis system applied to a computer to set up a plurality of analysis procedures for analyzing parameter data obtained from a plurality of measuring machines used for measuring a plurality of wafers in semiconductor testing process, the computer comprising a database for storing the parameter data and wafer lot numbers of the wafers, the system comprising:
A method of designing an analysis procedure utilized in an automatic intelligent yield improving and process parameter multivariate analysis system executed in a computer, the system comprising a plurality of semiconductor processing nodes, a logic connection means, and a data connection means, each semiconductor processing node being input with a preset condition to allow the computer to perform an operation according to the preset condition, the logic connection means being used for connecting two semiconductor processing nodes to produce a sequence between the semiconductor processing nodes, the data connection means being used for producing a data connection between two semiconductor processing nodes to allow one of the semiconductor processing nodes to load the parameter data or wafer lot numbers corresponding to another semiconductor processing node, the method comprising:
Dependencies are inferred from the claim text.