Loading patent…
AssigneeInternational Business Machines Corporation
InventorsJoerg Georg Appinger, Michael Juergen Kessler, Manfred Schmidt
Estimating the term…
A plurality of pseudo random bit-pattern generators (PRPG), advantageously Linear Feedback Shift Registers (LFSRs), having a predetermined length and individual different tap locations for providing a respective sequence of pseudorandom bit-patterns. An output from a predetermined respective tap location at each LSR is fed to a common OR-gate, a selected subset of said LFSRs are initialized with all bit storing locations to “0” in order to generate a respective permanent “0”-bit sequence, and the output of said OR-gate is used for reading the weighted or flat random bit output-pattern thereof. By controlling the number of zero-set LFSRs—a subset of said LFSRs—the weight of the generated output-pattern can be controlled.
A method for controlling the weight of a pseudorandom bit pattern generated in an electronic circuit, comprising the steps of:
The method according to 1, in which at least one of said pseudorandom bit-pattern generators is a Linear Feedback Shift Register having a predetermined, first larger length in order to provide for a respective high total output-pattern count.
An electronic circuit for controlling the weight of a pseudorandom bit pattern generated in an electronic circuit, comprising:
The electronic circuit according to 6, in which at least one of said pseudorandom bit-pattern generators is a Linear Feedback Shift Register having a predetermined, first larger length in order to provide for a respective high total output-pattern count.
Dependencies are inferred from the claim text.