RTL power analysis using gate-level cell power models
AssigneeSequence Design, Inc.
InventorSerguei A. Sokolov
Life of this patent
Estimating the term…
Loading patent…
AssigneeSequence Design, Inc.
InventorSerguei A. Sokolov
Estimating the term…
A system for analyzing the power consumption of a behavior description of an electrical design includes a structural element library including a set of technology-independent structural macro elements, a macro power model module providing macro power models for one or more of the structural macro elements in the structural element library, and a power estimation module providing a power consumption value of the electrical design using a netlist of interconnected components representative of the electrical design, and the macro power models. The macro power models are associated with corresponding power models in a user-specified gate-level power model library. The power analysis system enables behavior level or RTL power analysis using a user-specified gate-level cell power model library containing arc-based or pin-based power model descriptions or both.
A system for analyzing the power consumption of an electrical design, said system comprising:
A method for analyzing the power consumption of an electrical design, said method comprising:
Dependencies are inferred from the claim text.