Semiconductor substrate deposition processor chamber liner apparatus
AssigneeMicron Technology, Inc.
InventorsCraig M. Carpenter, Ross S. Dando, Philip H. Campbell, Allen P. Mardian, Gurtej S. Sandhu
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsCraig M. Carpenter, Ross S. Dando, Philip H. Campbell, Allen P. Mardian, Gurtej S. Sandhu
Estimating the term…
A method includes removing at least a piece of a deposition chamber liner from a deposition chamber by passing it through a passageway to the deposition chamber through which semiconductor substrates pass into and out of the chamber for deposition processing. A replacement for the removed deposition chamber liner piece is provided into the chamber by passing the replacement through said passageway. A liner apparatus includes a plurality of pieces which when assembled within a selected semiconductor substrate deposition processor chamber are configured to restrict at least a majority portion of all internal wall surfaces which define said semiconductor substrate deposition processor chamber from exposure to deposition material within the chamber. At least some of the pieces are sized for passing completely through a substrate passageway to the chamber through which semiconductor substrates pass into and out of the chamber for deposition processing.
A method of replacing at least a portion of a semiconductor substrate deposition chamber liner comprising:
A method of replacing at least a portion of a semiconductor substrate deposition chamber liner comprising:
A method of replacing at least a portion of a semiconductor substrate deposition chamber liner comprising:
A method of depositing materials over a plurality of semiconductor substrates, comprising:
A semiconductor substrate deposition processor chamber liner apparatus comprising a plurality of pieces which when assembled within a selected semiconductor substrate deposition processor chamber are configured to at least partially restrict at least a majority portion of all internal wall surfaces which define said semiconductor substrate deposition processor chamber from exposure to deposition material within the chamber, at least some of the pieces being sized for passing completely through a substrate passageway to the chamber through which semiconductor substrates pass into and out of the chamber for deposition processing.
Dependencies are inferred from the claim text.