Back to results
US 2003/0192022 A1Published application
Layout method of voltage division resistors
AssigneeOki Electric Industry Co., Ltd.
InventorFukuichi Hirohata
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeOki Electric Industry Co., Ltd.
InventorFukuichi Hirohata
Estimating the term…
With a layout method for voltage division resistors, employing a photolithographic system, resistors which are required to have relative accuracy are disposed in the center of a layout area so as to be adjacent with each other, and another resistor is divided, so that divided portions thereof are disposed on the outer side of the resistors maintaining high accuracy, respectively, ends of the divided portions, positioned on the opposite sides of the voltage division resistors, respectively, being connected with each other.
A layout method for voltage division resistors, employing a photolithographic system, wherein resistors required to have relative accuracy are disposed in the center of a layout area so as to be adjacent with each other, and another resistor is divided, so that divided portions thereof are disposed on the outer side of the resistors, respectively.
A layout method for voltage division resistors, employing a photolithographic system, wherein a pattern of respective resistors of the voltage division resistors is oriented in the longitudinal direction of a layout area.
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
Of combinations of diodes or capacitors or resistors: of only resistors
The resistive element having zig-zag or sinusoidal configuration: lying in one plane
Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements: circuit arrangements or driving methods for the control of…
Inorganic electric semiconductor devices
Term end not estimated
1. Field of the Invention
The present invention relates to a layout method for voltage division resistors of a liquid crystal bias level generation circuit in a liquid crystal display (LCD) driver, and in particular, to a layout method for voltage division resistors in the case of employing a photolithographic system having manufacturing variations in the longitudinal direction of a layout area.
2. Description of the Related Art
FIG. 1 is a view showing a first embodiment of a layout method for voltage division resistors according to the invention;
FIG. 2 is a view showing a second embodiment of a layout method for voltage division resistors according to the invention; and
FIG. 3 is a view showing a conventional layout method for voltage division resistors.
Preferred embodiments of the invention are described in detail hereinafter with reference to the accompanying drawings. In the figures, the size, shape, and disposition relationship of respective constituent parts are broadly shown merely to such an extent that the invention can be better understood, and numerical conditions described hereinafter are given merely by way of example.
First Embodiment
FIG. 1 is a view showing a first embodiment of a layout method for voltage division resistors according to the invention, and in the case of a ratio of resistance values of resistors R1, R2, R3, R4, and R5 being equivalent to the previously described ratio of 1:1:(n−4):1:1, the resistors R2, R1 as well as the resistors R5, R4, which are required to have high accuracy, are disposed in the center so as to be adjacent with each other. That is, as shown in the figure, the resistor R3 is divided into halves, and R3/2, R2, and R1 are disposed in sequence from left to right, and to the right side thereof, R5, R4, and R3/2 are disposed in sequence. However, there is adopted a configuration such that the right end of R1 is not connected with the left end of R5 while points A and B of R3/2 and R3/2, respectively, positioned at the opposite ends of the voltage division resistors, are connected with each other via a low resistance.