Tilt-angle ion implant to improve junction breakdown in flash memory application
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChrong-Jung Lin, Hung-Der Su, Jong Chen, Wen-Ting Chu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChrong-Jung Lin, Hung-Der Su, Jong Chen, Wen-Ting Chu
Estimating the term…
A method is disclosed for forming LDDs (Lightly Doped Drains) in high voltage devices employed in non-volatile memories and DDDs (Doubly Doped Drains) in flash memory applications. The high voltage device is formed by using two successive ion implantations at a tilted angle which provides an improved gradation of doped profile near the junction and the attendant improvement in junction breakdown at higher voltages. The doubly doped drain in a stacked flash memory cell is also formed by two implantations, but at an optimum tilt-angle, where the first implantation is lightly doped, and the second, heavily doped. The resulting DDD provides faster program speed, reduced program current, increase read current and reduced drain disturb in the flash memory cell.
A tilt-angle implant method of forming an LDD (Lightly Doped Drain) in a high voltage device comprising the steps of:
An optimum implant angle method of forming a DDD (Doubly Doped Drain) in a stacked flash memory cell comprising the steps of:
An optimum implant angle method of forming a DDD (Doubly Doped Drain) in a flash memory cell comprising the steps of:
A stacked gate having a doubly diffused drain (DDD) comprising:
Dependencies are inferred from the claim text.