Pattern mask with features to minimize the effect of aberrations
AssigneeMicron Technology, Inc., a Delaware corporation
InventorsPary Baluswamy, William A. Stanton, William J. Baggenstoss
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc., a Delaware corporation
InventorsPary Baluswamy, William A. Stanton, William J. Baggenstoss
Estimating the term…
A semiconductor pattern mask that might otherwise exhibit three-fold symmetry, which could give rise to distorted semiconductor features in the presence of three-leaf aberration in the optical system used to expose a semiconductor wafer through the mask, is altered to break up the three-fold symmetry without altering the semiconductor features that are formed. This accomplished by adding features to the mask that break up the symmetry. One way of achieving that result is to make the added features of “sub-resolution” size that do not produce features on the exposed wafer. Another way of achieving that result is to change existing features that do form structures in such a way (e.g., with optical elements) that changes the relative phase, amplitude or other characteristic of light transmitted through those features.
A semiconductor pattern mask comprising:
A semiconductor manufacturing method comprising:
Dependencies are inferred from the claim text.