Semiconductor device and manufacturing method
OwnerTsutomu Imotoinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerTsutomu Imotoinventor
Estimating the term…
A semiconductor device which has complementary logic gates, including: a field effect transistor 101 having a first conductivity type channel, a first conductivity type well region 202 formed on a semiconductor substrate 102, a second conductivity type channel layer 203 formed on the surface of the region 202, a first wire 112 that connects an end 204 of the second conductivity type channel layer 203 to a first conductivity type drain region 106, a second wire 208 that connects the other end 205 of the second conductivity type channel layer 203, and a third wire 208 that connects the first conductivity type well region 202 to a second power source that has the same polarity as a first power source; and manufacturing method thereof. This semiconductor device and manufacturing method enables low power consumption and simple control of threshold voltage values as well as avoiding increases in the number of manufacturing processes.
A semiconductor device in which a first field effect transistor having a first conductivity type channel and a second field effect transistor having a second conductivity type channel are formed on a surface layer of a semiconductor substrate, characterized in that:
A semiconductor device in which a first field effect transistor having a first conductivity type channel and a second junction type field effect transistor having a second conductivity type channel are formed on the surface layer of a semiconductor substrate, characterized in that:
A manufacturing method of a semiconductor device in which a first field effect transistor having a first conductivity type channel and a second field effect transistor having a second conductivity type channel are formed on the surface layer of a semiconductor substrate, comprising the processes of:
Dependencies are inferred from the claim text.