Non-volatile memory device with a polarizable layer
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorsHarold L. Hughes, Patrick J. McMarr, Reed K. Lawrence
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorsHarold L. Hughes, Patrick J. McMarr, Reed K. Lawrence
Estimating the term…
This invention concerns a process of forming a polarizable layer in a buried oxide layer of a silicon-on-insulator substrate for the fabrication of non-volatile memory. This process comprises implanting, through the active silicon layer, Si ions into the buried oxide layer at an ion implantation energy selected so that the implanted ion has its peak concentration between 5-50 nm from the silicon/buried oxide interface. The implantation step can occur while externally heating the silicon-on-insulator substrate at a temperature between 25-300 degrees Celsius. After implantation, an annealing step may be completed to repair any damage the implantation may have created in the silicon-on-insulator substrate.
A process of forming a polarizable layer in a buried oxide layer of a silicon-on-insulator substrate for the fabrication of non-volatile memory, said process comprising:
A silicon-on-insulator substrate for the fabrication of non-volatile memory, said device comprising:
Dependencies are inferred from the claim text.