Method of forming a high aspect ratio shallow trench isolation
AssigneeNanya Technology Corporation
InventorsTzu En-Ho, Chang Rong Wu, Hsin-Jung Ho
Life of this patent
Estimating the term…
Loading patent…
AssigneeNanya Technology Corporation
InventorsTzu En-Ho, Chang Rong Wu, Hsin-Jung Ho
Estimating the term…
A method of forming a high aspect ratio shallow trench isolation in a semiconductor substrate. The method includes the steps of forming a hard mask layer with a certain pattern on the semiconductor substrate, etching a portion of the semiconductor substrate not covered by the hard mask layer to form a high aspect ratio shallow trench in the semiconductor substrate; forming an oxide liner on the bottom and sidewall of the high aspect ratio shallow trench; performing a LPCVD to form a first oxide layer to fill the high aspect ratio shallow trench, a void being formed in the first oxide layer; etching a portion of the first oxide layer to a certain depth of the high aspect ratio shallow trench and to expose the void; and performing a HDPCVD to form a second oxide layer to fill the high aspect ratio shallow trench.
A method of forming a high aspect ratio shallow trench isolation in a semiconductor substrate, comprising steps of:
A method of forming a high aspect ratio shallow trench isolation in a semiconductor substrate, comprising steps of:
Dependencies are inferred from the claim text.