Back to results
US 2003/0080796 A1Published application
Signal level shift circuit
AssigneeYamaha Corporation
InventorsToshio Maejima, Akihiko Toda
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeYamaha Corporation
InventorsToshio Maejima, Akihiko Toda
Estimating the term…
A signal level shift circuit is provided for different circuit systems operating based on different supply voltages (VDDL, VDDH), wherein a supply voltage detection circuit detects a reduction of a first supply voltage (VDDL) regarding an input signal (IN). A level shift circuit comprises a load circuit portion consisting of PMOS transistors and a drive circuit portion consisting of NMOS transistors, all of which are connected together to form current paths. A switch circuit arranged for the current paths opens when a reduction is detected in the first supply voltage so that both the NMOS transistors are turned on. Thus, it is possible to effectively avoid occurrence of through currents flowing in the level shift circuit. The level shift circuit is followed by a flip-flop, which provides an output signal (OUT) in conformity with a second supply voltage (VDDH).
A signal level shift circuit that converts an input signal (IN) having a first signal level to an output signal (OUT) having a second signal level, comprising:
A signal level shift circuit allowing conversion from a first signal level and a second signal level between a first circuit system and a second circuit system, comprising:
Dependencies are inferred from the claim text.