Semiconductor integrated circuit
AssigneeSanyo Electric Co., Ltd.
InventorMasahiro Shiina
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanyo Electric Co., Ltd.
InventorMasahiro Shiina
Estimating the term…
A layout method of a semiconductor integrated circuit is provided which improves characteristics of the circuit by giving hierarchical structure of interconnections regularity. A pair of emitter followers is disposed symmetrically with respect to a center line of a differential amplifier. Thus, interconnections within a circuit block and a ground wiring can be made with a single metal layer, since an area where the interconnections cross with each other is eliminated. Herewith cross talk due to the intersection of the interconnections can be resolved. Also, the interconnections between the differential amplifier and the emitter follower circuits can be made equal in length. It is possible to assign a second metal layer to interconnections between circuit blocks and a third metal layer to a power supply so that characteristics of the semiconductor integrated circuit are improved.
A semiconductor integrated circuit, comprising:
Dependencies are inferred from the claim text.