Semiconductor device manufacturing method
AssigneeFujitsu Limited
InventorHIROSHI KUDO
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorHIROSHI KUDO
Estimating the term…
The dual damascene method having steps of; after a first insulating film, a first organic insulating film, a second insulating film, and a metal film are formed in sequence, a first opening having a wiring pattern is formed in the metal film, then a second opening having a via pattern is formed in the second insulating film, then the first organic insulating film is etched using the second insulating film as a mask, then the first insulating film and the second insulating film are etched simultaneously while using the metal film and the first organic insulating film as a mask, and then the first organic insulating film is etched while using the metal film as a mask, at this stage, a wiring recess is formed in the first organic insulating film and the second insulating film, and a via-hole is formed in the first insulating film.
A semiconductor device manufacturing method comprising the steps of:
A semiconductor device manufacturing method comprising the steps of:
A semiconductor device manufacturing method according to claim 11, further comprising the steps of:
A semiconductor device manufacturing method comprising the steps of:
Dependencies are inferred from the claim text.