Semiconductor device and method of manufacturing the same
OwnerMika Shiiki, Kenji Kitamurainventors
Life of this patent
Estimating the term…
Abstract
An objective of the present invention is to realize a comparator which uses MOS transistors and has a reduced offset voltage and occupies a small surface area. This is characterized in that an impurity is introduced into a channel region of a MOS transistor, the mobility of a load side MOS transistor is made smaller than the mobility of a differential side MOS transistor, and the mutual conductance of the load side MOS transistor is made smaller than the mutual conductance of the differential side MOS transistor.
Claims20
A semiconductor device comprising a comparator structured by MOS transistors, wherein the mutual conductance of the MOS transistors of the load side is smaller than the mutual conductance of the MOS transistors of the differential side.
A semiconductor device comprising a second conducting type well region formed in a first conducting type silicon semiconductor substrate, wherein a MOS transistor of the load side is formed in the second conducting type well region, and a MOS transistor of the differential side is formed outside the second conducting type well region.
A semiconductor device comprising a second conducting type well region formed in a first conducting type silicon semiconductor substrate, wherein a MOS transistor of the differential side is formed in the second conducting type well, and a MOS transistor of the load side is formed outside the second conducting type well region.
A semiconductor device comprising a second conducting type well region and a third conducting type well region formed in a first conducting type silicon semiconductor substrate, wherein the MOS transistors of the differential side and the load side are formed in each well.
A method of manufacturing a semiconductor device in which a p-type transistor, which becomes a load transistor, and an n-type transistor, which becomes a differential transistor, formed in an n-type semiconductor region and in a p-type semiconductor region, respectively, on the surface of a semiconductor substrate, are integrated into a CMOS semiconductor device, said method comprising the steps of:
- forming a gate insulating film on the surface of the semiconductor substrate;
- forming a silicon thin film on the gate insulating film;
- introducing an n-type impurity into the semiconductor region thin silicon thin film using an impurity diffusion furnace;
- selectively etching the silicon thin film and of forming a gate electrode on the gate insulating film;
- forming source and drain regions by ion injection of a p-type impurity into the surface of the n-type semiconductor region using the gate electrode as a mask;
- forming source and drain regions by ion injection of the n-type impurity phosphorous into the surface of the p-type semiconductor region using the gate electrode as a mask;
- and
- activating the source and drain regions by heat treatment at between 900 and 1050° C.
A method of manufacturing a semiconductor device in which a p-type transistor, which becomes a load transistor, and an n-type transistor, which becomes a differential transistor, formed in an n-type semiconductor region and in a p-type semiconductor region, respectively, on the surface of a semiconductor substrate, are integrated into a CMOS semiconductor device, said method comprising the steps of:
- forming a gate insulating film on the surface of the semiconductor substrate;
- forming a channel doped region by ion injection of an impurity into the surface of the n-type semiconductor region;
- forming a channel doped region by ion injection of an impurity into the surface of the p-type semiconductor region;
- forming a silicon thin film on the gate insulating film;
- introducing an n-type impurity into the semiconductor region thin silicon thin film using an impurity diffusion furnace;
- selectively etching the silicon thin film and of forming a gate electrode on the gate insulating film;
- forming source and drain regions by ion injection of a p-type impurity into the surface of the n-type semiconductor region using the gate electrode as a mask;
- forming source and drain regions by ion injection of the n-type impurity phosphorous into the surface of the p-type semiconductor region using the gate electrode as a mask;
- and
- activating the source and drain regions by heat treatment at between 900 and 1050° C.
A method of manufacturing a semiconductor device, comprising formation of an n-type well layer and a p-type well layer in a semiconductor substrate using one mask, wherein the p-type well layer is formed after the n-type well layer is formed.
Dependencies are inferred from the claim text.