Design verification method, design verification device for microprocessors, and pipeline simulator generation device
AssigneeKabushiki Kaisha Toshiba
InventorsKazuyoshi Kohno, Atsushi Mizuno
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsKazuyoshi Kohno, Atsushi Mizuno
Estimating the term…
In the design verification method, the design verification device, and the pipeline simulator generation device for microprocessors, a pipeline simulator (4, S4, S12) and verification programs for a microprocessor as a target in design are automatically generated (7, S9, S10) based on a pipeline specification described in a description language readable and analyzable by a computer, and the pipeline operation of the microprocessor is verified (12, S15, S16) based on the results (S13) of the simulation (11) of the RTL description and the result (6, S14) of the pipeline simulation performed based on the verification programs and the pipeline simulator.
A design verification method for microprocessors, comprising the steps of:
A design verification device for microprocessors, comprising:
A pipeline simulator generation device comprising:
Dependencies are inferred from the claim text.