Vacuum loadlock ultra violet bake for plasma etch
OwnerMark R. Tesauroinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerMark R. Tesauroinventor
Estimating the term…
An improved vacuum plasma etching device for plasma etching semiconductor wafers that have a photo-resist pattern. The improved plasma etching device has a reaction chamber in which the plasma etching is performed during a process cycle, an entrance vacuum loadlock for holding the next semiconductor wafer to be plasma etched, an exit vacuum loadlock for transporting the semiconductor wafers out of the reaction chamber after the plasma etching process, and a source of ultraviolet light. Exposing the semiconductor wafer to the ultraviolet light cures the photo-resist patterns, thereby improving CD dispersion, enhancing pattern transfer, and preventing photo-resist reticulation. Curing the photo-resist patterns while the semiconductor wafer is being held during the process cycle in the entrance vacuum loadlock, increases efficiency and productivity.
A vacuum plasma etching device for plasma etching a semiconductor wafer having a photo-resist pattern, comprising:
The vacuum plasma etching device according to claim 4, wherein the selected exposure period is less than about sixty seconds.
A vacuum plasma etching device for plasma etching a semiconductor wafer having a photo-resist pattern, comprising:
A vacuum loadlock for use in a vacuum plasma etching device for etching a semiconductor wafer having a photo-resist pattern defining where a plasma will etch the semiconductor wafer, the vacuum loadlock comprising:
A method of plasma etching a photo-resist pattern on a semiconductor wafer, the method comprising:
In an existing vacuum plasma etching device for plasma etching integrated circuits into a semiconductor wafer, the existing vacuum plasma etching device having an existing process cycle time, a method of curing a photo-resist pattern on the semiconductor wafer, the method comprising the steps of:
A method of curing a photo-resist pattern on a semiconductor wafer, the method comprising:
Dependencies are inferred from the claim text.