System and method for register renaming
AssigneeSeiko Epson Corporation
InventorsTrevor A. Deosaran, Sanjiv Garg, Kevin R. Iadonato
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Epson Corporation
InventorsTrevor A. Deosaran, Sanjiv Garg, Kevin R. Iadonato
Estimating the term…
A system and method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein a new instruction is added to the variable advance instruction window when a location becomes available. A tag is assigned to each instruction in the variable advance instruction window. The tag of each instruction to leave the window is assigned to the next new instruction to be added to it. The results of instructions executed by the processor are stored in a temp buffer according to their corresponding tags to avoid output and anti-dependencies. The temp buffer therefore permits the processor to execute instructions out of order and in parallel. Data dependency checks for input dependencies are performed only for each new instruction added to the variable advance instruction window and register renaming is performed to avoid input dependencies.
A system for performing register renaming of source registers in a processor having an instruction window for storing a group of instructions to be executed by the processor, wherein new instructions are added to the instruction window when the processor retires preceding instructions, the system comprising:
A method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein new instructions are added to the variable advance instruction window when a location becomes available therein, the method comprising the steps of:
Dependencies are inferred from the claim text.