Back to results
US 12,770,680 B2Granted
Semiconductor device and operating method thereof
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYao-Jen Kuo, Wei-Yu Lin, Ming-Hung Chang, Ching-Wei Wu
Life of this patent
Estimating the term…
Abstract
A semiconductor device includes a bit line pre-charger and a buffer circuit. The bit line pre-charger is configured to charge at least one bit line when a first control signal has a first voltage level. The buffer circuit is configured to generate the first control signal. During a first standby period, the buffer circuit adjusts the first control signal to a second voltage level different from the first voltage level.
Claims20
A method, comprising:
- during a first standby period, providing a first control signal having a first voltage level to a bit line pre-charger;
- adjusting the first control signal to a second voltage level different from the first voltage level to activate the bit line pre-charger;
- when the bit line pre-charger is activated, charging at least one bit line by the bit line pre-charger;
- and
- generating the first control signal according to an enable signal and a first clock signal,
- generating the first control signal comprises:
- receiving each of the first clock signal and the enable signal by a first logic element;
- outputting a second control signal by a second logic element;
- and
- generating the first control signal based on the second control signal,
- wherein a first input terminal of the second logic element is coupled to an output terminal of the first logic element.
8 more elements
A method, comprising:
- providing a first control signal having a first voltage level to a bit line pre-charger;
- during a first standby period, toggling the first control signal;
- adjusting the first control signal to a second voltage level different from the first voltage level to activate the bit line pre-charger;
- when the bit line pre-charger is activated, charging at least one bit line by the bit line pre-charger;
- and
- generating the first control signal according to an enable signal and a first clock signal,
- wherein generating the first control signal comprises:
- receiving each of the first clock signal and the enable signal by a first logic element;
- outputting a second control signal by a second logic element;
- and
- generating the first control signal based on the second control signal,
- wherein a first input terminal of the second logic element is coupled to an output terminal of the first logic element.
9 more elements
A method, comprising:
- generating a first control signal according to an enable signal and a clock signal;
- receiving each of the clock signal and the enable signal by a first logic element;
- during a first standby period, providing the first control signal having a first voltage level to a bit line pre-charger;
- adjusting the first control signal to a second voltage level different from the first voltage level to activate the bit line pre-charger;
- and
- when the bit line pre-charger is activated, charging at least one bit line by the bit line pre-charger,
- wherein generating the first control signal further comprises:
- outputting a second control signal by a second logic element;
- and
- generating the first control signal based on the second control signal,
- wherein a first input terminal of the second logic element is coupled to an output terminal of the first logic element.
8 more elements
Dependencies are inferred from the claim text.