Memory device and system for performing address translation using multiple page sizes
AssigneeSamsung Electronics Co., Ltd.
InventorsMaksim Ostapenko, Youngsam Shin, Deok Jae Oh
Life of this patent
Estimating the term…
Abstract
A memory system includes a host and a memory device. The host is configured to translate a virtual address into first physical address based on a first page size and issue a memory access request including the first physical address. The memory device is configured to receive the memory access request from the host, translate the first physical address into a second physical address based on a second page size that is smaller than the first page size in response to the memory request, and access memory cells using the second physical address.
Claims20
A memory device comprising:
- a memory processing unit configured to receive a memory access request including a first physical memory address based on a first page size from a host, translate the first physical address based on the first page size into a second physical address based on a second page size that is smaller than the first page size, and access memory cells of the memory device using the second physical address.
A method of operating a memory device, the method comprising:
- receiving a memory access request comprising a first physical address based on a first page size from a host;
- translating the first physical address into a second physical address based on a second page size that is smaller than the first page size;
- and
- accessing memory cells of the memory device using the second physical address.
A memory system comprising:
- a host configured to translate a virtual address into first physical address based on a first page size and issue a memory access request comprising the first physical address;
- and
- a memory device configured to receive the memory access request from the host, translate the first physical address into a second physical address based on a second page size that is smaller than the first page size in response to the memory request and access memory cells using the second physical address.
Dependencies are inferred from the claim text.