US 12,769,477 B1Granted

Memory access pattern truncation along most-significant dimension

AssigneeAmazon Technologies, Inc.

InventorsHayden Stone Allen, Xin Liu

Life of this patent

Estimating the term…

Loading patent…

Abstract

Techniques are disclosed for truncating memory access patterns to minimize unnecessary memory accesses. A write access pattern for an instruction from a set of memory access instructions is determined. The write access pattern indicates which of a set of memory elements of a memory region of a memory are written to during execution of the instruction. One or more read access patterns are determined that indicate which of the set of memory elements of the memory region are read from during execution of the set of memory access instructions. A most-significant dimension for the write access pattern is computed. A maximum read index of the set of memory elements that is read from by the one or more read access patterns is identified. The write access pattern is truncated along the most-significant dimension at or after the maximum read index to generate a truncated write access pattern.

Claims20

Dependent claims

A system, comprising:

a host processor;
and
a non-transitory computer-readable medium storing a compiler configured to translate input code into compiled code to be executed on a target processor, the target processor coupled to a memory having a set of memory regions each having a set of memory elements, wherein, when the compiler is executed by the host processor, the compiler is configured to:
generate a set of instructions based on the input code, the set of instructions including a set of memory access instructions each having an initial memory access pattern;
for each instruction of one or more of the set of memory access instructions:
determine an initial write access pattern for the instruction indicating which of the set of memory elements of a memory region are written to during execution of the instruction;
determine one or more initial read access patterns indicating which of the set of memory elements of the memory region are read from during execution of the set of memory access instructions;
compute a most-significant dimension for the initial write access pattern;
identify a maximum read index of the set of memory elements that is read from by the one or more initial read access patterns;
and
truncate the initial write access pattern along the most-significant dimension for the initial write access pattern at or after the maximum read index to generate a truncated write access pattern;
generate the compiled code including the one or more of the set of memory access instructions each having the truncated write access pattern.

9 more elements

A non-transitory computer-readable medium comprising instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising:

determining a write access pattern for an instruction from a set of memory access instructions, the write access pattern indicating which of a set of memory elements of a memory region of a memory are written to during execution of the instruction;
determining one or more read access patterns indicating which of the set of memory elements of the memory region are read from during execution of the set of memory access instructions;
computing a most-significant dimension for the write access pattern;
identifying a maximum read index of the set of memory elements that is read from by the one or more read access patterns;
and
truncating the write access pattern along the most-significant dimension for the write access pattern at or after the maximum read index to generate a truncated write access pattern.

3 more elements

Dependencies are inferred from the claim text.

Facts

Application: 19/076,800Filed 11 Mar 2025
Granted: 20 Oct 2026
Term ends: Not estimatedThe source records don’t support an estimate.

Classification4 codes

G06F 3/0655
Making use of a particular technique: vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more…
G06F 3/0604
Specifically adapted to achieve a particular effect: improving or facilitating administration, e.g. storage management
G06F 3/0679
Single storage device: non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
G06F
Computing and data processing

Family

No related US applications are recorded in the indexed filing history.

Timeline

Citations

Open elsewhere

Building an agent or pulling many patents? Use the API or MCP server instead of scraping pages. Get an API key