Memory compaction to reduce emulation model size
AssigneeSynopsys, Inc.
InventorsBaijayanta Ray, Alexander Rabinovitch
Life of this patent
Estimating the term…
Loading patent…
AssigneeSynopsys, Inc.
InventorsBaijayanta Ray, Alexander Rabinovitch
Estimating the term…
A method of performing hardware emulation of a circuit design includes, in part, receiving data from a first memory of the circuit design. The first memory has a depth of D1 words each having a width of W1 bits. The method further include determining the number of segments N of each word of the first memory defined by operation floor (W1/W=N), wherein W is a width of a memory primitive disposed in the hardware emulation system. The method further includes storing the N segments of each word of the first memory in first N locations of the memory primitive, and storing the remainder R of each word of the first memory defined by (W1−NW=R) in the memory primitive.
A method of performing hardware emulation of a circuit design, the method comprising:
A non-transitory computer readable storage medium comprising stored instructions, which when executed by a processor, cause the processor to:
A hardware emulation system comprising:
Dependencies are inferred from the claim text.