Direct current offset calibration for digital-to-analog conversion
AssigneeQUALCOMM Incorporated
InventorsBeomsoo Park, Ashok Swaminathan, Negar Rashidi
Life of this patent
Estimating the term…
Abstract
Certain aspects of the present disclosure provide techniques and apparatus for digital-to-analog conversion. An example apparatus generally includes a digital-to-analog converter (DAC), an incremental analog-to-digital converter (IADC) having a first input coupled to a first output of the DAC, and a controller coupled to the DAC and the IADC. The controller is configured to determine a direct current (DC) offset associated with the DAC using the IADC and control a mission-mode digital input signal of the DAC based on the DC offset.
Claims20
An apparatus for digital-to-analog conversion, comprising:
- a digital-to-analog converter (DAC);
- an incremental analog-to-digital converter (IADC) having a first input coupled to a first output of the DAC;
- and
- a controller coupled to the DAC and the IADC, wherein the controller is configured to:
- determine a direct current (DC) offset associated with the DAC using the IADC;
- and
- control a digital input signal of the DAC based on the DC offset.
A method for digital-to-analog conversion, comprising:
- generating, via a digital-to-analog converter (DAC), a first output current based on a calibration-mode digital input signal;
- generating, via an incremental analog-to-digital converter (IADC), a first digital output signal based on the first output current;
- determining a direct current (DC) offset associated with the DAC based on the first digital output signal;
- and
- adjusting a digital input signal for the DAC based on the DC offset.
An apparatus for digital-to-analog conversion, comprising:
- a digital-to-analog converter (DAC) including a first output and a second output;
- and
- an incremental analog-to-digital converter (IADC) including a switch circuit, a first input selectively coupled to the first output of the DAC or the second output of the DAC via the switch circuit, and a second input selectively coupled to the first output of the DAC or the second output of the DAC via the switch circuit, wherein the switch circuit is configured to:
- in a non-flip mode, couple the first output of the DAC to the first input of the IADC and a second output of the DAC to a second input of the IADC;
- and
- in a flip mode, couple the first output of the DAC to the second input of the IADC and the second output of the DAC to the first input of the IADC.
Dependencies are inferred from the claim text.