Back to results
US 12,762,083 B2Granted
Coarse-grained reconfigurable architecture system with improved traffic management
AssigneeSambaNova Systems, Inc.
InventorsSripathi Muralitharan, John Philipp Baxley, Manish K. Shah
Life of this patent
Estimating the term…
Abstract
An implementation may include that a coarse-grained reconfigurable (CGR) processor may be configured to receive a network pause command and to responsively transmit data over the network even though the network pause command is active. The transmission rate may be reduced while the network pause command is active.
Claims20
A coarse-grained reconfigurable (CGR) processor (CGRP) comprising:
- an array of CGR units (CGRUs) including a first CGRU and a second CGRU;
- an internal network coupled to the array of CGR units;
- an external communication link coupled to communicate with a first destination CGRP and a second destination CGRP;
- an interface circuit coupled between the internal network and the external communication link wherein the interface circuit includes a transmit circuit and one or more outbound buffers;
- the one or more outbound buffers configured to receive data from the internal network and store data as at least one of a plurality of transaction types wherein the data is destined for at least one of the first destination CGRP or the second destination CGRP;
- the transmit circuit configured to send communication streams having packets of the data from the one or more outbound buffers to at least one of the first destination CGRP or the second destination CGRP;
- a control circuit of the interface circuit wherein the control circuit includes a control register, the control register having control fields respectively corresponding to at least one transaction type of the plurality of transaction types for data in the one or more outbound buffers, and storing control information for the at least one transaction type, the control fields including a first control field for a first transaction type, the first control field having a first traffic class field identifying a traffic class for the first transaction type, a first pause field identifying a pause type for the first transaction type, and a first interval field identifying a first pause interval for the first transaction type;
- the interface circuit configured to receive over the external communication link an ethernet pause command to pause transmitting data of a desired traffic class, wherein the ethernet pause command originates from one of the first destination CGRP or the second destination CGRP;
- and
- the control circuit configured to pause transmitting data of the first transaction type for the first pause interval in response to the first control field having an asserted state stored in the first pause field and having the desired traffic class stored in the first traffic class field, the control circuit configured to transmit data of the first transaction type from the one of more outbound buffers after expiration of the first pause interval.
7 more elements
A coarse-grained reconfigurable (CGR) processor (CGRP) comprising:
- an array of CGR units (CGRUs) including a first CGRU and a second CGRU;
- an internal network coupled to the array of CGR units;
- an external communication link coupled to communicate with a first destination CGRP;
- an interface circuit coupled between the internal network and the external communication link, the interface circuit having one or more outbound buffers configured to store data from the internal network wherein the data has at least one of a plurality of transaction types and is destined for the first destination CGRP;
- the interface circuit configured to send communication streams having packets of the data from the one or more outbound buffers to the first destination CGRP, the packets having a transaction type of the plurality of transaction types;
- the interface circuit coupled to receive a pause command from the first destination CGRP wherein the pause command requests pausing transmission of data of a first traffic class;
- a control circuit of the interface circuit, the control circuit configured to select a first transaction type for the first traffic class and pause the interface circuit from transmitting data of the first transaction type for a first pause interval;
- and
- the control circuit configured to periodically transmit at least one packet of the data of the first transaction type while the pause command is active.
6 more elements
A coarse-grained reconfigurable (CGR) processor (CGRP) comprising:
- an array of CGR units (CGRUs) including a first CGRU and a second CGRU;
- an internal network coupled to the array of CGR units;
- an external communication link coupled to communicate with a first destination CGRP;
- an interface circuit coupled between the internal network and the external communication link, the interface circuit having one or more outbound buffers to receive and store data from the internal network, the data having at least one of a plurality of transaction types wherein the data is destined for the first destination CGRP;
- a control circuit of the interface circuit configured to pause the interface circuit from transmitting data of at least one transaction type of the plurality of transaction types for a time interval in response to the interface circuit receiving a pause command from the first destination CGRP;
- and
- the control circuit configured to periodically transmit at least one packet of data of the at least one transaction type while the pause command is active.
4 more elements
Dependencies are inferred from the claim text.