Three-state buffer circuit
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsNikola Ivanisevic, Daniele Mastantuono, Mattias Palm
Life of this patent
Estimating the term…
Loading patent…
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsNikola Ivanisevic, Daniele Mastantuono, Mattias Palm
Estimating the term…
Presented herein is a three-state buffer circuit having a voltage follower for directly driving a sampling capacitor at an output terminal of the three-state buffer circuit. The three-state buffer circuit further includes a switched capacitor circuit connected at an input of the voltage follower and configured to control the voltage follower to operate in one of a plurality of states. The states are: a tracking state, at which the voltage follower is configured to provide an output voltage at the output terminal at a level corresponding to an input voltage at an input terminal of the three-state buffer circuit; a hold state, at which the voltage follower is configured not to provide any output voltage at the output terminal; and a reset state at which the voltage follower is configured to provide an output voltage at the output terminal at a reset voltage.
A three-state buffer circuit comprising a voltage follower for directly driving a sampling capacitor at an output terminal of the three-state buffer circuit, and a switched capacitor circuit connected at an input of the voltage follower and configured to control the voltage follower to operate in one of:
A resettable track and hold circuit, comprising:
An apparatus, comprising an analog to digital converter, ADC, the ADC comprising a resettable track and hold circuit, the resettable track and hold circuit comprising:
Dependencies are inferred from the claim text.