Package structures with non-uniform interconnect features
AssigneeIntel Corporation
InventorsZhaozhi Li, Feras Eid, Michael Baker, Wenhao Li, Pilin Liu, Johanna Swan
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsZhaozhi Li, Feras Eid, Michael Baker, Wenhao Li, Pilin Liu, Johanna Swan
Estimating the term…
Microelectronic die package structures formed according to some embodiments may include a substrate having one or more solder structures. A first set of solder structures is located in a peripheral region of the substrate and a second set of solder structures is located in a central region of the substrate. A height of individual ones of the second set of solder structures is greater than a height of individual ones of the first set of solder structures. A die having a first side and a second side includes one or more conductive die pads on the first side, where individual ones of the conductive die pads are on individual ones of the first set solder structures and on individual ones of the second set solder structures. A die backside layer is on the second side of the die.
A microelectronic die package structure comprising:
A computer system comprising;
Dependencies are inferred from the claim text.