Parity data in dynamic random access memory (DRAM)
AssigneeMicron Technology, Inc.
InventorsSai Krishna Mylavarapu, Todd A. Marquart
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsSai Krishna Mylavarapu, Todd A. Marquart
Estimating the term…
Methods, devices, and systems related to storing parity data in dynamic random access memory (DRAM) are described. In an example, a method can include generating, at a controller, parity data based on user data queued for writing to a non-volatile memory device, receiving the parity data at a DRAM device from the controller and writing the parity data to the DRAM device, receiving the user data at a non-volatile memory device from the controller and writing the user data to the non-volatile memory device, reading the user data from the non-volatile memory device via the controller, and receiving the parity data at the controller from the DRAM device.
A method, comprising:
A dual in-line memory module (DIMM), comprising:
A dual in-line memory module (DIMM), comprising:
Dependencies are inferred from the claim text.