Multilayer varistor and method of manufacturing the same
AssigneePanasonic Intellectual Property Management Co., Ltd.
InventorYuto Akiyama
Life of this patent
Estimating the term…
Abstract
A multilayer varistor includes a sintered body, an internal electrode disposed in the sintered body, a high-resistance layer covering at least part of the sintered body, and an external electrode covering part of the high-resistance layer, the external electrode being electrically connected to the internal electrode. An arithmetic mean roughness of a surface of the high-resistance layer is greater than or equal to 0.06 μm.
Claims16
A multilayer varistor comprising:
- a sintered body;
- an internal electrode in the sintered body;
- a high-resistance layer covering at least part of the sintered body;
- and
- an external electrode covering part of the high-resistance layer, the external electrode being electrically connected to the internal electrode, wherein:
- an arithmetic mean roughness of a surface of the high-resistance layer is greater than or equal to 0.06 μm, and
- a mean thickness of the high-resistance layer is greater than or equal to 0.01 μm and less than or equal to 5 μm.
A multilayer varistor comprising:
- a sintered body;
- an internal electrode in the sintered body;
- a high-resistance layer covering at least part of the sintered body;
- and
- an external electrode covering part of the high-resistance layer, the external electrode being electrically connected to the internal electrode, wherein:
- an arithmetic mean roughness of a surface of the high-resistance layer is greater than or equal to 0.06 μm, and is less than or equal to 0.9 μm.
A multilayer varistor comprising:
- a sintered body having a pair of main surfaces opposite to each other, a pair of side surfaces opposite to each other, and a pair of end surfaces opposite to each other;
- an internal electrode disposed in the sintered body, the internal electrode facing the main surfaces;
- a high-resistance layer covering at least part of the sintered body;
- and
- an external electrode covering part of the high-resistance layer on one of the end surfaces, the external electrode being electrically connected to the internal electrode,
- an arithmetic mean roughness of a surface of the high-resistance layer being greater on the side surfaces than on the main surfaces.
A method of manufacturing a multilayer varistor, the method comprising:
- a first step of preparing a sintered body including ZnO as a major component, an internal electrode being provided in the sintered body;
- a second step of forming a high-resistance layer covering at least part of the sintered body;
- a third step of applying a primary electrode paste such that the primary electrode paste covers part of the high-resistance layer and is in contact with part of the internal electrode;
- and
- a fourth step of forming a plating electrode covering at least part of a primary electrode formed from the primary electrode paste,
- an arithmetic mean roughness of a surface of the high-resistance layer after the second step being greater than or equal to 0.06 μm and less than or equal to 0.9 μm.
A method of manufacturing a multilayer varistor, the method comprising:
- a first step of preparing a sintered body including ZnO as a major component, an internal electrode being provided in the sintered body;
- a second step of forming a high-resistance layer covering at least part of the sintered body;
- a third step of applying a primary electrode paste such that the primary electrode paste covers part of the high-resistance layer and is in contact with part of the internal electrode;
- and
- a fourth step of forming a plating electrode covering at least part of a primary electrode formed from the primary electrode paste,
- the second step including
- spraying, while mixing and stirring a plurality of the sintered bodies, a solution including a precursor of the high-resistance layer toward the sintered bodies, and
- thermally treating each of the sintered bodies provided with the precursor to form the high-resistance layer.
Dependencies are inferred from the claim text.