Interlaced crosstalk controlled traces, vias, and capacitors
AssigneeCisco Technology, Inc.
InventorsShadi Ebrahimi Asl, Stephen Aubrey Scearce, Quinn Gaumer, Linda W. Scott
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsShadi Ebrahimi Asl, Stephen Aubrey Scearce, Quinn Gaumer, Linda W. Scott
Estimating the term…
A multilayer printed circuit board having a stackup including an upper half of the stackup and a lower half of the stackup, the multilayer printed circuit board having a top exposed surface and a bottom exposed surface, a first trace and via structure, having one portion disposed on the top exposed surface and another portion disposed within the upper half of the stackup, a second trace and via structure, having one portion disposed on the top exposed surface and another portion disposed within the upper half of the stackup, and first electrical components and second electrical components disposed on the top exposed surface of the multilayer printed circuit board and associated, respectively, with the first trace and via structure and the second trace and via structure, wherein the first electrical components are mounted orthogonally with respect to the second electrical components.
A method comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.