Supporting floating point 16 (FP16) in dot product architecture
AssigneeSamsung Electronics Co., Ltd.
InventorsHamzah Ahmed Ali Abdelaziz, Ali Shafiee Ardestani, Joseph H. Hassoun
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHamzah Ahmed Ali Abdelaziz, Ali Shafiee Ardestani, Joseph H. Hassoun
Estimating the term…
A dot-product architecture and method are disclosed for calculating floating-point dot-products of two vectors. The architecture includes an array of multiplier units that each include an integer logic that multiplies integer values of corresponding elements of the two vectors; an exponent logic that adds exponent values of the corresponding elements of the two vectors to form an unbiased exponent values, and a local shifter that forms a first shifted value by shifting a product-integer value by a number of bits in a predetermined direction based on a difference value between an unbiased exponent value corresponding to the product-integer value and a maximum unbiased exponent value for the array of multiplier units. An adder tree adds shifted values output from local shifters of the array of multiplier units to form an output, and an accumulator accumulates the output of the addition unit.
A device for calculating dot-products of a first vector and a second vector, the device comprising:
A multiplier unit of a processor, wherein:
A method of a processing unit to compute dot-products for floating point values, the method comprising:
Dependencies are inferred from the claim text.