Intermediate cache management for non-uniform memory architecture
AssigneesAdvanced Micro Devices, Inc., ATI Technologies ULC
InventorsSaurabh Sharma, Hashem Hashemi, Guennadi Riguer
Life of this patent
Estimating the term…
Loading patent…
AssigneesAdvanced Micro Devices, Inc., ATI Technologies ULC
InventorsSaurabh Sharma, Hashem Hashemi, Guennadi Riguer
Estimating the term…
A cache controller of a processing system implementing a non-uniform memory architecture (NUMA) adjusts a cache replacement priority of local and non-local data stored at a cache based on a cache replacement policy. Local data is data that is accessed by the cache via a local memory channel and non-local data is data that is accessed by the cache via a non-local memory channel. The cache controller assigns priorities to local and non-local data stored at the cache based on a cache replacement policy and selects data for replacement at the cache based, at least in part, on the assigned priorities.
A method comprising:
A processing system comprising:
A processing system, comprising:
Dependencies are inferred from the claim text.