Wafer placement table
AssigneeNGK Insulators, Ltd.
InventorsHiroshi Takebayashi, Tatsuya Kuno, Seiya Inoue
Life of this patent
Estimating the term…
Loading patent…
AssigneeNGK Insulators, Ltd.
InventorsHiroshi Takebayashi, Tatsuya Kuno, Seiya Inoue
Estimating the term…
A wafer placement table includes a ceramic base including an electrode, a cooling base including a coolant flow path formed therein, a bonding layer bonding the ceramic base and the cooling base, a stepped hole penetrating the bonding layer and the cooling base and including an upper hole portion with a small diameter, a lower hole portion with a large diameter, and a hole stepped portion between the upper hole portion and the lower hole portion, the upper hole portion passing through a region in which the coolant flow path is formed, a stepped insulating pipe inserted through the stepped hole and including an upper pipe portion with a small diameter, a lower pipe portion with a large diameter, and a pipe stepped portion between the upper pipe portion and the lower pipe portion; and a connection terminal bonded to the electrode and inserted through the stepped insulating pipe.
A wafer placement table comprising:
Dependencies are inferred from the claim text.