Semiconductor device
AssigneeSamsung Electronics Co., Ltd.
InventorsSungmin Kim, Daewon Ha
Life of this patent
Estimating the term…
Abstract
A semiconductor device includes an active pattern including a channel region. The channel region is disposed between first and second source/drain patterns that are spaced apart from each other in a first direction. The channel region is configured to connect the first and second source/drain patterns to each other. A gate electrode is disposed on a bottom surface of the active pattern and is disposed between the first and second source/drain patterns. An upper interconnection line is disposed on a top surface of the active pattern opposite to the bottom surface of the active pattern and is connected to the first source/drain pattern.
Claims19
A semiconductor device, comprising:
- a plurality of semiconductor patterns spaced apart and stacked in a first direction;
- a gate electrode covering each of the semiconductor patterns;
- source/drain patterns distanced in a second direction perpendicular to the first direction with the semiconductor patterns interposed therebetween, the source/drain patterns include a conductive impurity;
- a power rail spaced apart in the first direction from the source/drain patterns;
- and
- a first contact connected to at least one of the source/drain patterns and the power rail,
- wherein:
- the gate electrode is spaced apart from the power rail in the first direction with the semiconductor patterns interposed therebetween,
- the first contact is interposed between at least one of the source/drain patterns and the power rail,
- the first contact is in contact with at least one of the source/drain patterns, and
- the contact surface between the first contact and at least one of the source/drain patterns is closer to the power rail than the top surface of the semiconductor pattern that is closest to the power rail among the semiconductor patterns.
A semiconductor device, comprising:
- a plurality of semiconductor patterns spaced apart and stacked in a first direction;
- a gate electrode covering each of the semiconductor patterns;
- source/drain patterns distanced in a second direction perpendicular to the first direction with the semiconductor patterns interposed therebetween, each of the source/drain patterns having a first surface and a second surface facing each other along the first direction;
- a power rail on the first surface of the source/drain pattern;
- a first contact situated between the first surface of the source/drain pattern and the power rail;
- and
- a second contact located on the second surface of the source/drain pattern,
- wherein:
- both the first contact and the second contact are in contact with the source/drain pattern and are spaced apart in the first direction with the source/drain pattern interposed therebetween;
- the source/drain pattern comprises a semiconductor material containing conductive impurities.
A semiconductor device, comprising:
- a plurality of semiconductor patterns spaced apart and stacked in a first direction;
- a gate electrode covering each of the semiconductor patterns;
- source/drain patterns distanced in a second direction perpendicular to the first direction with the semiconductor patterns interposed therebetween, the source/drain patterns including a conductive impurity;
- a power rail on the source/drain patterns;
- a first contact situated between at least one of the source/drain patterns and the power rail and in contact with at least one of the source/drain patterns;
- and
- a second contact in contact with the gate electrode,
- wherein:
- the semiconductor patterns, the gate electrode, and the source/drain patterns constitute a transistor,
- and with respect to the transistor, both the first contact and the second contact are spaced apart in the first direction with the transistor interposed therebetween.
Dependencies are inferred from the claim text.