Performance and memory access tracking
AssigneesAdvanced Micro Devices, Inc., ATI Technologies ULC
InventorsChristopher J. Brennan, Akshay Lahiry, Guennadi Riguer
Life of this patent
Estimating the term…
Abstract
Techniques for performing memory operations are disclosed herein. The techniques include generating a plurality of performance log entries based on observed operations; generating a plurality of memory access log entries based on the observed operations, wherein each performance log entry of the plurality of performance log entries are associated with one or more memory access log entries of the plurality of memory access log entries, wherein each performance log entry is associated with an epoch; and wherein each memory access log entry is associated with an epoch and a memory address range.
Claims20
A method comprising:
- generating a plurality of performance log entries based on observed operations;
- and
- generating a plurality of memory access log entries based on the observed operations,
- wherein each performance log entry of the plurality of performance log entries is associated with one or more memory access log entries of the plurality of memory access log entries,
- wherein each performance log entry is associated with an epoch;
- and
- wherein each memory access log entry is associated with an epoch and a memory address range.
A system, comprising:
- a computing system;
- and
- a logger configured to:
- generate a plurality of performance log entries based on observed operations;
- and
- generate a plurality of memory access log entries based on the observed operations,
- wherein each performance log entry of the plurality of performance log entries is associated with one or more memory access log entries of the plurality of memory access log entries,
- wherein each performance log entry is associated with an epoch;
- and
- wherein each memory access log entry is associated with an epoch and a memory address range.
A non-transitory computer-readable medium storing information that, when executed by a processor, cause the processor to perform operations comprising:
- generating a plurality of performance log entries based on observed operations;
- and
- generating a plurality of memory access log entries based on the observed operations,
- wherein each performance log entry of the plurality of performance log entries is associated with one or more memory access log entries of the plurality of memory access log entries,
- wherein each performance log entry is associated with an epoch;
- and
- wherein each memory access log entry is associated with an epoch and a memory address range.
Dependencies are inferred from the claim text.