Back to results
US 12,120,333 B2Granted
Context and bypass encoding video
AssigneeTexas Instruments Incorporated
InventorsMadhukar Budagavi, Mehmet U. Demircin, Vivienne Sze
Life of this patent
Estimating the term…
Abstract
A method and apparatus for parallel context processing for example for high coding efficient entropy coding in HEVC. The method comprising retrieving syntax element relating to a block of an image, grouping at least two bins belonging to similar context based on the syntax element, and coding the grouped bins in parallel.
Claims20
A system comprising:
- a receiver configured to receive a bit stream;
- a decoder configured to:
- decode a first syntax element in the bit stream, wherein the first syntax element relates to an absolute value of a first transform coefficient;
- decode a second syntax element in the bit stream after decoding the first syntax element, wherein the second syntax element relates to an absolute value of a second transform coefficient;
- decode a third syntax element in the bit stream after decoding the second syntax element, wherein the third syntax element relates to a sign of the first transform coefficient;
- and
- decode a fourth syntax element in the bit stream after decoding the third syntax element, wherein the fourth syntax element relates to a sign of the second transform coefficient.
4 more elements
A method comprising:
- decoding a first syntax element, wherein the first syntax element relates to an absolute value of a first transform coefficient;
- decoding a second syntax element after decoding the first syntax element, wherein the second syntax element relates to an absolute value of a second transform coefficient;
- decoding a third syntax element after decoding the second syntax element, wherein the third syntax element relates to a sign of the first transform coefficient;
- and
- decoding a fourth syntax element after decoding the third syntax element, wherein the fourth syntax element relates to a sign of the second transform coefficient.
2 more elements
A system comprising:
- a receiver configured to receive a bit stream;
- a decoder configured to:
- decode a first syntax element in the bit stream, wherein the first syntax element indicates a sign of a first transform coefficient;
- decode a second syntax element in the bit stream after decoding the first syntax element, wherein the second syntax element indicates a sign of a second transform coefficient;
- decode a third syntax element in the bit stream after decoding the second syntax element, wherein the third syntax element indicates an absolute value of the first transform coefficient;
- and
- decode a fourth syntax element in the bit stream after decoding the third syntax element, wherein the first syntax element indicates an absolute value of the second transform coefficient.
4 more elements
Dependencies are inferred from the claim text.