Power-up switch-interconnect configuration
AssigneeFlex Logix Technologies, Inc.
InventorsRobert I-Che Fu, Frederick A. Ware
Life of this patent
Estimating the term…
Loading patent…
AssigneeFlex Logix Technologies, Inc.
InventorsRobert I-Che Fu, Frederick A. Ware
Estimating the term…
In an integrated circuit component having a switch interconnect network and a configuration memory, a constituent multiplexer of the switch interconnect network includes a plurality of pass-gates having respective outputs coupled in common to a pass-gate output node, respective inputs that constitute respective signal inputs of the multiplexer, and control inputs coupled to receive respective pass-gate control signals having logic states according to configuration data stored within the configuration memory. Power-up control circuitry within the switch interconnect network drives the pass-gate output node of the multiplexer to a predetermined voltage level following power-up of the integrated circuit component and prior to execution of a programming operation in which one or more word-lines within the configuration memory are activated to store the configuration data within the configuration memory.
An integrated circuit component comprising:
An integrated circuit component comprising:
A method of operation within an integrated circuit component having a configuration memory and a first multiplexer within a switch interconnect network, the first multiplexer including a plurality of pass-gates having (i) respective outputs coupled in common to a pass-gate output node, (ii) respective inputs that constitute respective signal inputs of the first multiplexer, and (iii) control inputs coupled to receive respective pass-gate control signals from the configuration memory in accordance with configuration data stored within the configuration memory, the method comprising:
A method of operation within an integrated circuit component having a configuration memory and a first multiplexer within a switch interconnect network, the first multiplexer including a plurality of pass-gates having (i) respective outputs coupled in common to a pass-gate output node, (ii) respective inputs that constitute respective signal inputs of the first multiplexer, and (iii) control inputs coupled to receive respective pass-gate control signals from the configuration memory in accordance with configuration data stored within the configuration memory, the method comprising:
Dependencies are inferred from the claim text.